

1/13




FIG. 1

2/13




FIG. 2




FIG. 3




FIG. 4




FIG. 5

4/13




FIG. 6




FIG. 7

5/13




FIG. 8A

6/13




FIG. 8B

7/13




FIG. 8C

8/13




FIG. 8D

9/13

Register name	width	address specifier	user access	supervisor access	thread state
PSR	8	010_0001	no	rd/wr	yes
TPSR1	8	010_0010	no	~	yes
TPSR2	8	010_0011	no	~	yes
PCR	7	010_0000	no	~	no
TL	2	010_0100	no	~	no
TICK	32	010_0101	read only	~	no
TVALUE	32	010_0110	no	~	no
TCNTL	8	010_0111	no	~	no
GX	13	001_0000	no	rd only	yes
INT	7	010_1000	no	rd/wr	yes
FSR	16	001_0001	rd/wr	~	yes
FMT	2	010_1010	rd/wr	rd/wr	yes
DIRTY	6	010_1011	rd/wr	~	yes
INT_OTHER	—	010_1001	no	wr only	yes

FIG. 9

10/13

<i>PCR</i>	<i>PCR</i>	<i>Description</i>	<i>Initial value</i>	<i>After a trap</i>
[0]	POW	power management	0 (off)	N/C not changed
[1]	ICE	icache enable	0	"
[2]	DCE	dcache enable	0	"
[3]	BPTE	branch predict taken enable	0	"
[4]	PE	pipeline enable	0	"
[5]	MSTEP	memory step	0	"
[6]	PID	processor ID	hardwired	hardwired

FIG. 10

<i>Instruction</i>	<i>Instruction</i>
<i>vliw_1</i>	<i>setir ra, PSR</i>
<i>vliw_2</i>	<i>ld_2 [r1+r2], r3</i>
<i>vliw_3</i>	<i>ld_3</i>
<i>vliw_4</i>	<i>ld_4</i>
<i>vliw_5</i>	<i>ld_5</i>
<i>vliw_6</i>	<i>ld_6</i>

FIG. 11A

11/13

cycle	1	2	3	4	5	6	7	8	9	10	11	12
setir	D	E	A1	A2	A3	T	WB					
ld_2		D	E	A1	A2	A3	T	WB				
ld_6						D	E	E				
ld_7												

1114 1150 1122 1124

FIG. 11B

Instruction	Instruction
vliw_1	setir ra, PCR
vliw_2	inst 2
vliw_3	inst 3
vliw_4	inst 4
vliw_5	inst 5
vliw_6	inst 6
vliw_7	inst 7
vliw_8	inst 8
vliw_9	setir rb, PSR
vliw_10	inst 10
vliw_11	inst 11

FIG. 12A

FIG. 13

13/13




FIG. 14